Synopsys Internship Program 2021

Synopsys Internship Program 2021:-

Synopsys Internship hiring candidates for the role of Intern (Technical-Engineering) for the Location Bangalore , India . The complete details Synopsys Internship Program 2021 as Follows

30 LPA Highest salary offered – 1650 on & off campus drives annually – 5 Lac + Jobs created in a year – Register & Apply to jobs( BE/BTech preferred )

Company Name:- Synopsys

Position:– Intern (Technical-Engineering)

Stipend:- As per the company standards

Work Location :– Bangalore , India

Employment Type:- Intern

Duration:- 6 months to 12 months

Working hours:- 5 days/ week

Excellent Part-time Income opportunity – Earn from your comfort of home, Signup for free

Qualification:-

Synopsys is looking for engineering graduates/PG students to work as interns in the field of Formal Verification

Requirements:-

The candidate must have completed Bachelor’s degree in Electronics/ Electrical Engineering.
Partial completion of MS/MTech preferable(Electrical/Electronics/VLSI/Micro Electronics or allied specializations.)
Minimum 7.0 CGPA/ 70% in Bachelor’s in Engineering and 7.5 CGPA in Master’s till the current semester.

Top MNCs Hiring BE/BTech candidates – Register Now

Need to be backed with consistently high academics in 10th std and 12th standard.
Strong fundamentals in Digital electronics.
HDL Languages coding experience preferably in Verilog/Vera/System Verilog.

Job Description:–

The focus of work would be RTL design & Formal Verification in one of the following areas related to connectivity protocols: USB/Ethernet/AMBA/MIPI/Memory Controllers
The nature of work would be on the following lines:
Architecture exploration of the sub-blocks within one of these IPs to optimize for area, speed and power
VLSI Design & Formal Verification of these sub-blocks/exploration of latest features and standards.

Work & Earn From Home – Register, Confirm your mail, Participate & Earn

Based on project assigned, the job would involve one or more of the following activities: Verilog/System Verilog/ Vera coding, Exposure to UVM methodology, working with EDA tools like Design Compiler for Synthesis, SpyGlass for Lint, VCS for simulation.