Seagate Internship Program 2021

Seagate Internship Program 2021:-

Seagate Internship hiring candidates for the role of  Intern V – VLSI Engineering ,for the Location Pune , India . The complete details about Seagate Internship Program 2021 as follows

Join Our Telegram channelClick Here To Join
Upload Your Resume ( 100+jobs )Click Here To Upload

Register For B.E/B.Tech off-campus Drives (Use the coupon code- AF08 worth Rs 150/-

Company Name:-  Seagate

Job Position: – Intern V – VLSI Engineering

Stipend:-   As per the company standards

Work Location :– Pune . India

Employment Type :-  Intern

Not Getting Interview Calls after applying to multiple jobs? Register & Upload Your Resume where HRs can shortlist

Requirements:-

  • Knowledge of ASIC design flow and tools
  • Good understanding of Circuit design and Logic design
  • Good understanding of analog circuit design and concepts
  • Good understanding of timing concepts like setup time, hold time requirements, calculations of maximum frequency of circuit operations, effect of transition and load on circuit performance and power
  • Basic understanding of CMOS fabrication process
  • Basic understanding of layout design for CMOS and BJT
  • Basic understanding of power dissipation in different types of circuits
  • Self-motivated & a strong team player
  • Strong analytical skills
  • Ability to quickly learn new tools and technologie

Top MNCs Hiring BE/BTech Freshers & Experienced – Register Now

Responsibilities:-

  • Be able to work on block level Physical Design implementation using two or more EDA tools for Synthesis, floor-planning, placement, timing analysis, IR drop analysis and Physical verification
  • Do basic synthesis set-up, understand the inputs required to perform the tasks, understand the tasks, understand Semicustom IC design flow using IP libraries, concepts of Verilog netlist, meaning of timing constraints and QOR checks
  • Work on Physical design tasks including floor-planning, placement, clock tree synthesis, routing, timing analysis, IR drop analysis and equivalence checking for flat designs
  • Work on Physical verification tasks including creating setup and scripts for DRC, LVS, Antenna and density checks, report generation, analysis, debug and implementing the fixes in the physical design database

100+ Job Openings Everyday – Register & Upload Your Resume

  • Work on Timing analysis tasks including understanding of sign-off corners and modes, report generation, analysis of the reports and suggesting timing/DRC fixes to fix the violations
  • Work on IR drop analysis, be able to do basic set-up, understand the inputs required to perform the tasks, understand the tasks, reports generation and analysis, suggest fixes for the violations. Understand static, dynamic IR and EM analysis
  • Complete internship project as per plan

Your experience includes:

  • ASIC design flow, EDA tools for Physical design implementation
  • Synthesis, DFT, Place and Route, Floor Planning, Timing Analysis, IR drop Analysis
  • Perl, Tcl, Shell or other scripting languages
Seagate Internship Program 2021 Application Process:-

Apply In below link

Apply Link :- Click Here To Apply(apply before the link expires)

Note :– Only shortlisted candidates will receive the call letter for further rounds

Get Rewarded For Your Opinion – Earn From Home  Signup & Complete at least one survey

2 Important steps every job seeker must followLink
1RegisterClick Here
3Upload Your Resume HereClick Here

Join Our Telegram Group (4000+members) :- Click Here To Join

Follow Us On Instagram For Off-Campus Drive Updates

Join Facebook group For more updates

Click Here To Download The Most Tricky Interview Questions With Detailed Answers and Previous Years Question Papers Of Infosys, Wipro,Cognizant(CTS), TCS ,AMCAT,eLitmus With Detailed Solutions For Every question

Apply Other Internships

InternshipsApply Link
IntelClick Here
Randstad IndiaClick Here
LillyClick Here
Dassault SystemesClick Here

Leave a Reply

Your email address will not be published. Required fields are marked *